Design and Implementation of a Real-time Sleep Stage Monitoring System for Narcolepsy Diagnosis

Fadi S. Ayad *1, Hanady H. Issa 1, Mohamed S. El-Mahallawy 1, Khaled A. Shehata 1

Accepted 15th August 2014 DOI: 10.18100/ijamec.08676

Abstract: A number of illnesses that affect people’s daily life are caused by numerous sleep disorders which usually have common symptoms. In order for a physician to determine the correct diagnosis and its proper treatment, an overnight sleep analysis is usually performed. The scope of this paper is to design and implement a portable system that will assist Narcoleptic patients, in real-time, to aid them into leading a more productive life. The Feature Extraction Unit of the system is implemented on a Xilinx FPGA chip with a maximum error rate of 0.1618%. The classification method used is based on Support Vector Machine (SVM) algorithm. The kernel function used in this design is the Radial Basis Function (RBF) Kernel as it provides the highest classification rates, achieving an accuracy rate greater than 90%.

Keywords: Biomedical, Sleep Disorders, Support Vector Machine, FPGA, VHDL, Narcolepsy.

1. Introduction
According to the manual of sleep standards [1], in a normal sleep cycle the alertness level consists of two general stages: none-rapid eye movement (NREM) and rapid eye movement (REM). The NREM stage represents the transition from wakefulness to deep sleep going through 4 different stages of sleep alertness; while the REM stage is characterized by the dominant symptom (Cataplexy), dreaming occurs. Narcolepsy is a chronic neurological disorder that affects the sleep cycle causing many symptoms such as uncontrollable episodes of daytime sleepiness (EDS), loss of muscle tone (Cataplexy), sleep paralysis, and hallucinations [2]. EDS being the dominant symptom is characterized by the interference of wakefulness and dreaming states. However, since different sleep disorders may exhibit similar symptoms, detailed analysis of the electroencephalogram (EEG) spectrum is required to properly detect any unusual pattern. Classically this analysis is conducted as such: The process at which a patient spends the night at a sleep clinic connected to number of electrode sets; followed by a time consuming visual scoring of the recorded data by a physician. Medical research clearly states that real-time monitoring of the EEG spectrum would improve the treatment of many sleep disorders such as Narcolepsy [2].

In [3] and [4] a study of the different classification method was introduced for the sleep stage classification. However, in [4], an implementation was introduced as a prototype using a single computer board with an Intel processor as its core. This paper is dedicated to design and to implement a fully functional portable real-time system; aiming to help patients with such sleep disorders to overcome their difficulties and to improve their lifestyle and productivity. It includes the following sections:

Section II in which the proposed system design is described in details, explaining the chosen algorithms. Section III discusses the hardware VHDL implementation of the proposed system. In Section IV the simulation of the system and its results are discussed, the system is tested on a number of pre-recorded and scored EEG data for healthy and narcoleptic patients. Finally Section V is dedicated to the conclusion and the discussion of the results.

2. Proposed Design
Any system that processes analogue signals consists of a digital to analogue conversion unit, a digital signal processing unit, and finally an output interface unit with an optional memory for data logging. The scope of this paper focuses on the Data Processing Unit, which is composed of a Feature Extraction Unit and a Classifier Unit. Figure 1, illustrates the proposed block diagram for this system.

![Functional Block Diagram of the Proposed Design](image)

For all intelligent systems there are two modes of operation, the training mode at which the system learns how to properly classify any given data to its corresponding output, and the testing mode of operation at which the system applies its learnt data to obtain an accurate classification. As it is illustrated in figure 2, these two modes of operation are similar; however the learning process is an online task that is done on a computer, it requires the input EEG stream along with its pre-scored values. Thus only the testing mode is implemented.

---

1. Electronics & Communications Engineering Department, Arab Academy for Sciences, Technology and Maritime Transport, Cairo/EGYPT
2. Corresponding Author: Email: fadiayad@aast.edu
3. This paper has been presented at the International Conference on Advanced Technology & Sciences (ICAT14) held in Antalya (Turkey), August 12-15, 2014.

---

This journal is © Advanced Technology & Science
2.1. Data Preparation

In order to train and to test the system, a number of complete EEG recordings is acquired from PhysioBank medical database. These recordings – stored in the European Data Format (EDF) – are for a number of healthy and narcoleptic subjects. According to the manual of sleep standards [1], the EEG spectrum can be used to describe each state of alertness from awake to REM sleep. The differential signal C3-A2 according to the 10-20 electrode placement system, is the standard signal used in sleep monitoring [5]; therefore a single channel EEG is selected for this system. The recorded data collected from the database were sampled at 128 Hz.

2.2. Features Extraction Unit

Feature selection is crucial to the classification process, since selection of wrong features, leads to classification error. Due to the localization of the features in both time and frequency, Fast Fourier Transform (FFT) is not suitable for processing of the EEG spectrum. Wavelet Transform (WT) is found to be the most suitable algorithm as it specifies the presence of each frequency as well as its time allocation [2, 3, 4, 6, 7, and 8]. Table 1 summarizes the EEG sub-bands and their frequencies.

Table 1. EEG Frequency Bands

<table>
<thead>
<tr>
<th>EEG Sub-Bands</th>
<th>Start Frequency</th>
<th>End Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delta</td>
<td>0.039</td>
<td>0.13 Hz</td>
</tr>
<tr>
<td>Theta</td>
<td>0.0313</td>
<td>0.0846 Hz</td>
</tr>
<tr>
<td>Alpha</td>
<td>0.0846</td>
<td>0.1093 Hz</td>
</tr>
<tr>
<td>Spindle</td>
<td>1.093</td>
<td>1.563 Hz</td>
</tr>
<tr>
<td>Beta1</td>
<td>1.563</td>
<td>2.188 Hz</td>
</tr>
<tr>
<td>Beta2</td>
<td>21.88</td>
<td>37.50 Hz</td>
</tr>
</tbody>
</table>

The Feature Extraction Unit illustrated in figure 3, consists of two operations, extracting the Wavelet Packet Transform (WPT) coefficients, and calculating the desired features for each epoch. The RAM Unit is used to store the features while the Feature Extraction Unit starts working on the next epoch.

2.2.1. WPT Unit

Wavelet Packet Transform Unit provides a multi-resolution and time-frequency analysis for the EEG data. A full decomposition tree may be generated using the WPT by repeatedly applying a pair of high pass and a low pass filters followed by a decimation by 2 [9]. Filters applied must be orthogonal, in this design Debauchee second order filter are applied. Figure 4 illustrates the WPT tree followed in this design [2].

2.2.2. Features Calculation Unit

Once all the sub-band coefficients of a complete epoch are extracted, a total number of 22 features are calculated as follows [2]:

1- The energy of each band.
2- The total energy in all bands.
3- Ratio of different energy values
4- The mean of the absolute values of each band.
5- The standard deviation for each band.

The Feature Extraction Unit of this system is implemented using the Hardware Descriptive Language (VHDL), as it provides a better hardware optimization, higher speed of operation, lower power consumption, and smaller size compared to any hardware running with a general purpose processors. ModelSim is used in all Pre-routing simulations. After testing the hardware with different data lengths, a general consideration is decided, 32 bit data length is the minimum bit size to achieve high accuracy results. The Classifier Unit is not implemented in this paper however it is tested using the features extracted from this implementation.
3.1. WPT Unit

According to the proposed Wavelet Packet Transform tree in figure 4, an implementation of 19 filter pair is required to acquire the necessary coefficients representing each sub-band. For a second order filter illustrated in figure 5, two 32-bit multipliers and one 64 bit adder are implemented, followed by a truncation unit to maintain the data length at 32 bits; where h(n) represents the filter coefficients, and x(n) represents the EEG input stream.

![WPT Unit Implementation](image)

**Figure 5. Proposed Wavelet Packet Tree.**

Implementing 19 filter pair is nearly impossible as it will require high hardware complexity and large size. Therefore a different approach is implemented. Only one single filter pair is implemented at the core of the WPT with additional circuitry to manage the data flow as illustrated in figure 6.

![WPT Unit Implementation](image)

**Figure 6. WPT Unit Implementation.**

The design benefits from the time needed to receive each new data point from the stream, by applying further decomposition to values previously decomposed and stored in the Register Banks. The Register Banks Unit holds 36 registers, a pair for each decomposition point in figure 4 (c1, c2, c3, c4, c7, c8, c9, c10, c11, c12, c13, c14, c15, c19, c20, c21, c24, c29). The two Coefficients C6 and C37 are discarded as their values are not needed, while the desired coefficients such as (C5, C16, C17, C18, etc.) are redirected to the 179.25 KB RAM unit to be stored for further processing.

The Control Unit, manages the data flow, and the timing in order to properly map each extracted value to its proper coefficient. Figure 7 demonstrates a partial work plan for the Control Unit.

![Control Unit Partial Work Plan](image)

**Figure 7. Control Unit Partial Work Plan.**

3.2. Features Calculation Unit

Having all the relevant coefficients ready, the features are calculating using an arithmetic logic unit specifically designed to suit the needs of the system as demonstrated in figure 8. A control unit is implemented to manage the data flow, and a 1.375 KB RAM unit is implemented to store the extracted features.

![Features Calculation Unit Implementation](image)

**Figure 8. Features Calculation Unit Implementation.**

4. Simulation And Results

Each one of the main blocks undergoes two simulation processes; a software simulation to prove the concept and a pre-routing simulation of the VHDL implementation.

4.1. WPT Unit

The filters being the WPT core, are tested using two set of input data to determine its accuracy. Both software and hardware simulations are conducted. Figure 9 illustrates the hardware pre-routing simulation of the filter pair, while table 2 discusses the verification of pre-routing output values with the software simulation results. POH and POL represents the filter inputs X(1) and X(0) respectively, while the HPF and LPF signals represents the filter outputs.
Table 2. Filter Pair Output.

<table>
<thead>
<tr>
<th>Data Set</th>
<th>Pre-routing Results</th>
<th>Software Results</th>
<th>Error %</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>HPF</td>
<td>-4.7593722343</td>
<td>-4.75937256768690</td>
</tr>
<tr>
<td></td>
<td>LPF</td>
<td>4.7593722343</td>
<td>4.75937256768690</td>
</tr>
<tr>
<td>Data Set2</td>
<td>HPF</td>
<td>10.3389539719</td>
<td>10.33895462404040</td>
</tr>
<tr>
<td></td>
<td>LPF</td>
<td>-9.9720182419</td>
<td>-9.972018709041048</td>
</tr>
</tbody>
</table>

The WPT Unit is tested using a stream of data forming one complete epoch. Figure 10 demonstrates the operation of this unit.

Figure 11 represents the average percentage of error calculated for each band separately, S1 to S6 represents the six bands Delta, Theta, Alpha, Spindle, Beta1, and Beta1 respectively. Highest percentage of error is between 8E-5 and 9E-5.

4.2. Features Calculation Unit

The feature calculation unit is simulated by using the coefficient values extracted in the WPT Unit. Figure 12 illustrates a part of this simulation where the marked value is the first feature to be calculated. Average percentage of error in all features is found to be 0.0521%, with the maximum error value at 0.1618%.

5. Conclusion

The proposed design consists of a Feature Extraction Unit and a Classifier Unit. In this paper, a proposed design for the system was introduced using WPT for the Feature Extraction Unit and SVM for the Classifier Unit. However in this paper only the Feature Extraction Unit was implemented using VHDL. The Feature Extraction Unit is simulated using a number of healthy and narcoleptic EEG recording, and was achieving a maximum error percentage of 0.1618%.

The SVM algorithm proposed for the system was simulated in MATLAB tool using the features extracted by the hardware implemented and achieved an accuracy rate of 91.47%. The proposed design which achieves a high level of accuracy, is able to help narcoleptic patients to overcome the drawbacks of the conventional process conducted at sleep clinics. The logging of the results stored within the system provides enough data for the physicians to adjust the medication.

Furthermore, this implementation provides a fully functional hardware that is optimized for the proposed design, while in previous implementations, general purpose processors, were used running a computer program. An optimized hardware implementation results in a faster system with less power consumption, size and system complexity.

Unlike previous devices, a total number of 22 features are extracted instead of just the basic 4 bands – alpha, beta, theta, and delta – proposed in the earlier implementations, providing a better view of the EEG spectrum.

Implementation of the SVM classifier is the future work that will...
ensure the development of a complete, accurate, portable, and easy to use system.

References